



- Explain the structure of an VHDL module. Write a VHDL code for 4:1 multiplexer. 7 a.
 - (08 Marks) b. Write a program for the implementation of full-Adder using VHDL. (06 Marks)
 - With a neat diagram, explain switch debouncing circuit using an S-R latch. c. (06 Marks)
- 8 What is a flip flop? Explain the gated D-latch, with a neat diagram. a. (06 Marks)
 - Explain the Master-Slave J-K flip-flop with a neat diagram, using NAND gates. b. (10 Marks) (04 Marks)
 - Explain T-flip flop with a diagram. c.
- 9 What is Register? With a neat diagram, explain the register with data, load, clear and clock a. inputs. (08 Marks)
 - With a neat sketch, explain the working of Serial In Serial Out (SISO) Right shift register. b.
 - (06 Marks) What are the difference between the synchronous and Asynchronous counters? c. (06 Marks)
- Design a synchronous counter for the sequence $0 \rightarrow 3 \rightarrow 1 \rightarrow 2 \rightarrow 6 \rightarrow 7 \rightarrow 0 \rightarrow 3$ using 10 a. J-K flip-flop. (10 Marks)
 - b. Design a counter using S-R flip-flop for the following given count $0 \rightarrow 4 \rightarrow 7 \rightarrow 2$ $\rightarrow 3 \rightarrow 0.$

(10 Marks)